During studies of alternating current InGaN/GaN light-emitting diodes with the focus on thermal characteristics, we have identified three shortcomings in comparison with the DC-LEDs counterpart. Via laboratory experiments using infrared thermal imagers and numerical simulations using the Galerkin finite element method, approaches of suppressing these shortcomings are first speculated, then confirmed, and finally proposed. Alternating current InGaN/GaN light-emitting diodes [1] [2] [3] (AC-LEDs) can be operated in AC power without rectifiers and regulators which are otherwise needed in DC power. So far, most studies have focused on issues of circuit designs and hardware fabrications. Rarely have thermal characteristics of AC-LED been explored. 4, 5 In general, the junction temperature of LED exerts a rather predominant influence on LED's efficiencies, maximum output powers, reliabilities, peak wavelengths, and spectral widths, 6, 7 and should demand much research attention. In this letter, we have identified three thermal-characteristics-related shortcomings in AC-LEDs, and have developed ways to overcome them. Our study includes both experiments on AC-LED assemblies packaged by Everlight Electronics and 3D time-dependent computational simulations based on Galerkin finite element discretization.
In the laboratory, we mounted the AC-LED assembly on a heat sink controlled by a LED-850 TEC test adapter (accuracy within 60.1 C) and bonded the two units with silicone grease. A thermal imager (Research-N2), capable of providing non-intrusive measurements, was used to record the infrared (IR) imagery (25 fps) of the assembly with the emissivity 0.68, keeping the distance between the sample and the camera lens to be approximately 0.01 m. Subsequently, we set the temperature of the test adapter at 37 C, a value higher than the surrounding air temperature (25 C), in order to enhance temperature signals when recording the IR imagery. The assembly was driven under 110 V/1 Hz by an Agilent 6812B AC source. Runs with frequencies higher than 1 Hz were attempted, but were found to yield unsatisfactory resolutions due to the limit of the acquisition capability of the thermal imager, and were eventually abandoned. When the assembly reached the thermal equilibrium, we began to record the IR imagery. Based on subtle variations in colors exhibited in the imagery, we were able to estimate corresponding temperatures for qualitative judgments and discussions. Data pertaining to the sample used in these experiments were given in Table I . Table I , values of all parameters are chosen to be the same as experimental data listed. Thermal simulations are operated under 110 V/1 Hz driving voltage. The total thermal power for the entire array is 0.3 W, with the thermal power frequency for central chips being twice that for peripheral chips. In an entire simulation, a whole time period of 60 s is chosen, with Dt ¼ 0.01 s. Meanwhile, the temperature of bottom surface of the Al plate is held at 37 C (ambient temperature 25 C). Since discretized governing equations for nodal temperatures in the solid and those for the modal temperatures, flow velocities, and pressures are different, the entire computational domain is divided into: the solid module and the surrounding air flow. The latter is taken to be a cube with sides of 30 mm. On top and side boundaries of the cube, the Neumann boundary condition, @U/@g is prescribed, where g is the coordinate perpendicular to the boundary; U denotes flow velocities in 3 directions and the temperature. On the horizontal boundary of the cube, the non-slip condition is imposed for all flow velocities, whereas the temperature is governed by the interfacial condition between the solid and the air. surface, and surface temperatures are generally slightly lower than the interior ones. In addition, errors in 0.5 C should be deemed reasonably acceptable between simulations and experiments for such geometrically-complicated problems.
After the calibration of the simulation code aforementioned, we conduct all experiments under 110 V/50 Hz for AC-LED of 1 W thermal power, in comparison with DC-LED results attained under the same thermal power, which is equal to the electrical power output minus the optical power. Hereafter three AC-LED shortcomings are discussed sequentially, with the first being the junctiontemperature non-uniformity. Figure 4 shows the space nonuniformity of junction temperatures. In Fig. 4(a) , the DCLEDs counterpart is presented. From the color, we can observe that the T j is fairly uniform. In comparison, the color non-uniformity is more pronounced for AC-LEDs, as shown in Fig. 4(b) . However, the central area appears cooler than the illuminated peripheral areas on the right and left sides. This phenomenon seems contradictory to our physical intuition that the central area is landlocked and should suffer from poor thermal dissipation. We first speculate that the reason is due to area largeness of the central chips, and proceed to increase the areas of peripheral chips such that all peripheral chip areas become equal to areas of 10 central chips. After simulations, we obtain Fig. 4(c) , which now shows much higher uniformity in colors or in junction temperatures, confirming our speculation. Quantitatively, Fig. 4(d) shows the comparison between the temperature distribution along the central horizon for the case of difference areas (Fig. 4(b) ) and that for the case of same areas (Fig. 4(c) ). The maximum temperature difference is 0.47 C in Fig. 4(b) , while in Fig.  4(c) , the temperature is lower than that in Fig. 4(b) and welldistributed. Consequently, the model in Fig. 4(c) shows better heat dissipation than the one in Fig. 4(b) .
The second shortcoming of AC-LEDs is related to junction-temperature periodic undulations with respect to the time. This shortcoming is associated with thermal fatigue of devices, mainly caused by the high peak temperature and the periodic thermal impact, which will induce undesirable thermal stresses and will shorten LED lifetimes. Figure 5 shows differences of the junction temperatures (averaged over 40 chips) in DC-LEDs and AC-LEDs. In Fig. 5(a) , the average T j is plotted versus time. The value of the former remains constant at 30.96 C, of which the constancy is expected. For AC-LEDs under 50 Hz, T j undulates from 30.66 C (occurs at the zero bias voltage) to 33.75 C (occurs both at the forward bias peak and the reversed bias peak), equaling an average of 32.21 C, which is higher than 30.96 C. We conjecture that it is possible to lower this T j value by changing electrical current frequencies. Thus, a series of numerical simulations are conducted, ranging from 50 Hz to 200 Hz. We discover an interesting trend that T j (also averaged over 40 chips) at a time corresponding to a peak decreases as the frequency increases, whereas the opposite trend is observed for the valley counterpart. These two opposing trends are attributed to the fact that the heat capacity of the chip material tends to allow smaller internal-energy variations within shorter time periods, which are equivalent to higher frequencies. Therefore, they lead to the consequence that the periodic undulation amplitude decreases as the voltage frequency increases, suggesting that this shortcoming of the time-related T j periodic undulation can be repressed by increasing the voltage frequency. Finally, it is noted that the average T j is 33.75 C in the array originally provided by Everlight Electronics. Regarding the third shortcoming, which is the undesirable largeness of T j values in AC-LEDs, as shown in Fig. 4(d) , the higher peak temperatures are primarily caused by higher peak voltages, because AC-LEDs nearly cease to consume electrical power under threshold voltages, and because most thermal energy is generated during times of high voltages. Then we first try a new arrangement as shown in Fig. 6 (a) to reduce these values. In the central zone totaling 16 chips, there are 4 rows, with 3 chips per row in the inner two rows, and 5 chips per row in the two outer ones, as opposed to 5 per row in the inner and 3 per row in the outer (Fig. 4(b) ). Other options, such as 4 chips per row, should be dismissed, as we are restricted to placing odd numbers of chips in the two central rows. As a result, T j is reduced to 33.17 C. However, slight non-uniformity exhibited by the crimson remains, as depicted in the figure, suggesting that further improvements may be possible. In Fig. 6(b) , in the peripheral zone, we reduce the area of the lower trapezoid at the upper left corner, allowing the reduced area to be evenly shared by the 5 chips on the left column. Similar treatments are made to the right column and the two horizontal rows. Consequently, T j is further reduced to 32.86 C in arrangement (b), thanks to the qualitative hints of crimson color shown in Fig. 6(a) . 
